Verilog Array Cannot Be Resolved To A Module Inserted