Verilog Array Assignment