Verilog Access Individualistic