Verilog A Case Statement