Verilog 2d Array Initialization Python Ide