Verilog 2d Array Concatenation