Using For Loop In Verilog