Using Case In Verilog