Unpacked Array Systemverilog Assertions