Unpacked And Packed Array Verilog