Unpack Array Verilog Simulator