Unpack Array Verilog Code