Unix Shell Scripting Case Statement Verilog