Unix Shell Scripting Case Statement In Verilog