Unique Dynamic Array Systemverilog Assertions