Typescript Dynamic Array Systemverilog Chipverify Verilog Case