Typedef Enum In System Verilog