Systemverilog Unpacked Array Initialization In Vhdl