Systemverilog Unpacked Array Initialization In Verilog