Systemverilog Static Array Size