Systemverilog Real Number Modeling