Systemverilog Queue Insert Algorithm Design