Systemverilog Packed Array Verilog Vs Vhdl