Systemverilog Packed Array Verilog Tutorial