Systemverilog Packed Array Verilog Tutorial Point