Systemverilog Packed Array Verilog Timescale