Systemverilog Packed Array Verilog Syntax Reference