Systemverilog Packed Array Verilog Syntax In Assignment