Systemverilog Packed Array Verilog Syntax Highlighting Definition