Systemverilog Packed Array Verilog Syntax For Case