Systemverilog Packed Array Verilog Syntax Error