Systemverilog Packed Array Verilog Syntax Checker Python Code