Systemverilog Packed Array Verilog Syntax Checker In Python