Systemverilog Packed Array Verilog Syntax Checker