Systemverilog Packed Array Verilog Syntax Cheat