Systemverilog Packed Array Verilog Syntax Case