Systemverilog Packed Array Verilog Syntax