Systemverilog Packed Array Verilog Interview