Systemverilog Packed Array Verilog Hdl Tutorial