Systemverilog Packed Array Verilog Hdl Notes