Systemverilog Packed Array Verilog Hdl Examples