Systemverilog Packed Array Verilog Hdl Design Examples