Systemverilog Packed Array Verilog Hdl By Samir