Systemverilog Packed Array Verilog Hdl Bits