Systemverilog Packed Array Verilog Hdl