Systemverilog Packed Array Verilog For Loop