Systemverilog Packed Array Verilog Defines