Systemverilog Packed Array Verilog Define