Systemverilog Packed Array Verilog Define Syntax