Systemverilog Packed Array Verilog Define Statement In C